

# SUPERIOR GaN TP44200SG – 180 m $\Omega$ , 650 V GaN HEMT

#### 1.0 Features

- 650 V e-mode power HEMT
- R<sub>DSON</sub>: 180 mΩ
- I<sub>DS</sub>: 10 A (max) / I<sub>DSpulse</sub>: 15 A (max)
- ESD protection on all pins
- Adjustable turn-on/-off speed
- Reverse conduction capability
- Zero reverse-recovery loss
- High switching frequency capability
- LV-isolated thermal-pad for better thermal connection even with current-sense resistors
- Interfaces with 6 V and ≥12 V drivers (see <u>Application</u> <u>Information</u>)

# 2.0 Topologies and Applications

- Ac-dc, dc-dc, dc-ac converters
- Totem-pole and bi-directional PFCs
- Half- and full-bridge LLC converters
- High-frequency electronic transformers
- Mobile chargers and laptop adapters
- LED and motor drives
- Server power supplies
- Inverters

#### 3.0 Description

The TP44200SG is a 180 m $\Omega$  650 V SUPERIOR GaN HEMT power device. With low input/output capacitances and a low inductance QFN package, the device allows high frequency switching. Simple external interface circuit can be used to drive this device both from dedicated 6 V GaN drivers as well as more traditional 12 V drivers. No external VCC is needed in either case. Resistors in the turn-on/-off gate paths can be used to control the switching slew-rates for the best EMI performance. The device is well suited for GaN based power applications with a view towards high performance and reduced system cost.

# 4.0 Ordering Information

#### **Table 1 Ordering Information**

Base Part Number	Package Type	Form	Qty	Reel Diameter	Reel Width	Orderable Part Number
TP44200SG	22 Pin 5×7×0.8 mm QFN	Tape and Reel	1000	13" (330 mm)	18 mm	TP44200SGTRPBF





Figure 1 Device Image (22 pin 5×7×0.8 mm QFN Package)



# RoHS/REACH/Halogen Free Compliance



**Figure 2 Functional Block Diagram** 

# ACH/Halo

# **5.0 Pin Definition**




Figure 3 Pin Location

(Package Top View)

	Table	2 Pin	Definition
--	-------	-------	------------

Pin Number	Pin Name	Pin Type	Description	
			No connect.	
1–4, 7, 12–20	NC	NC	These pins can be connected to TP (Pin 22) at PCB level for better	
			thermal performance.	
5	GATE	AI	Gate of the power HEMT device.	
6 KS AI		A 1	Kelvin-source of the power HEMT device.	
		AI	To be used for driver return path.	
8–11	SOURCE	PWR	Source of the power HEMT device.	
21	DRAIN	PWR	Drain of the power HEMT device.	
			Exposed thermal pad of the power HEMT device.	
			Must have good thermal path to the PCB thermal plane or a heat sink.	
22	TP	Thermal	Also, voltage difference between this pin and SOURCE (Pins 8 to 11)	
			shall be limited within ±20 V. See the section on Application	
			Information for more details.	

Abbreviations: NC = not connected; AI = analog input; PWR = power

# 6.0 Absolute Maximum Ratings

Table 3 Absolute Maximum Ratings <sup>[1]</sup> @T<sub>J</sub> = +25 °C, unless otherwise specified.

Parameter	Symbol	Value	Unit				
Electrical Ratings							
Drain to source voltage of GaN power HEMT	V <sub>DS</sub>	650	V				
Transient drain to source voltage <sup>[2]</sup>	V <sub>TDS</sub>	750	V				
Continuous drain current (at Tc = 25 °C)	I <sub>DS</sub>	10	А				
Continuous drain current (at Tc = 100 °C)	IDS	6.5	А				
Pulsed drain current (at T <sub>J</sub> = 25 °C) <sup>[3]</sup>	DSpulse	15	А				
Drain to source voltage slew-rate	(dv/dt) <sub>DS</sub>	200	V/ns				
Input gate voltage with respect to the source or the Kelvin-source	V <sub>GS</sub>	-0.5 to +6.5	V				
Transient input gate voltage with respect to the source	V <sub>GS</sub> (Transient)	+9.0 [4]	V				
Voltage difference of TPL pad to SL Pin	$\Delta V_{TPL-Source}$	±20	V				
Storage temperature range	T <sub>st</sub>	-55 to +150	°C				
Operating temperature range	T <sub>op</sub>	−55 to +150	°C				
Maximum junction temperature	TJ	+150	°C				
Thermal Ra	atings						
Thermal resistance (junction-to-case) – bottom side	Rejc	2.0	°C/W				
Thermal resistance (junction-to-ambient) [5]	R <sub>0JA</sub>	40	°C/W				
Soldering temperature	T <sub>SOLD</sub>	260	°C				
ESD Rati	ngs						
Human body model (HBM) per JS-001-2017	Level 2	>2500	V				
Charged device model (CDM) per JS-002-2014	Level C3	≥1000	V				
Moisture R	ating						
Moisture sensitivity level (per J-STD-020D.1)	MSL	1	-				

#### Note:

- [1] These are stress ratings. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Exceeding one or a combination of the absolute maximum ratings may cause permanent and irreversible damages to the device and/or to the surrounding circuit.
- [2] For duration < 1ms, provided to indicate robustness and not recommended for normal operation.
- [3] For duration < 10us, followed by sufficient time for the device to cool off.
- [4] The negative transient voltage gets clamped due to the internal ESD.
- [5] As measured on DUT soldered on 2 oz Cu (FR4) PCB of size 1 square inch.

# 7.0 Recommended Operating Conditions

#### Table 4 Recommended Operating Conditions <sup>[1]</sup> @T<sub>J</sub> = +25 °C, unless otherwise specified.

Parameter	Symbol	Min	Nominal	Max	Unit
Input gate to Kelvin-source voltage	V <sub>GS</sub>	0		6.0	V
Pull-up resistor – with 12 V drive [2]	Rυ	25			Ω
Pull-up resistor – with 6 V drive [2]	NU	10			Ω
Operating case temperature	Tc	-40		+125	°C

#### Note:

- [1] Operating for extended periods of time at conditions beyond the recommended range might affect device reliability.
- [2] The recommended value of this resistor depends on the drive type and the interface circuit. See the section on <u>Application Information</u> for more details.

# 8.0 Electrical Specifications

#### Table 5 Electrical Specifications <sup>[1]</sup> @T<sub>J</sub>= + 25°C, unless otherwise specified.

Parameter	Description	Condition	Minimum	Typical	Maximum	Unit
	·	Static Characteristics				
P	Drain to source	$I_{DS} = 0.5 \text{ A DC}, V_{GS} = 6 \text{ V},$ $T_{J} = +25 \text{ °C}$		180	236	
R <sub>dson</sub>	resistance	$I_{DS} = 0.5 \text{ A DC}, V_{GS} = 6 \text{ V},$ $T_{J} = +150 \text{ °C}$				mΩ
IDSS	Drain to source	$V_{DS}$ = 650 V, $V_{GS}$ = 0 V, T <sub>J</sub> = +25 °C		0.2		μA
1055	leakage current	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{J} = +150 \text{ °C}$		30.0		μΛ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS},$ $I_{DS} = 5.5 \text{ mA}$		1.7	2.5	V
I <sub>GS</sub>	Gate to source current	$V_{DS} = 0 V,$ $V_{GS} = 6 V$		13		μA
		Dynamic Characteristic	S		-	
Ciss	Input capacitance	- V <sub>DS</sub> = 400 V,		55		pF
Crss	Reverse transfer capacitance	$V_{\text{DS}} = 400 \text{ V},$ $V_{\text{GS}} = 0 \text{ V},$ -  Freg = 100  kHz		0.32		pF
Coss	Output capacitance			18		pF
$C_{O(ER)}{}^{[2]}$	Effective output capacitance – energy related	$V_{DS} = 0 \text{ to } 400 \text{ V},$ $V_{GS} = 0 \text{ V}$		26		pF
C <sub>O(TR)</sub> <sup>[3]</sup>	Effective output capacitance – time related	$V_{DS} = 0 \text{ to } 400 \text{ V},$ $V_{GS} = 0 \text{ V}$		40		pF
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 400 V, V <sub>GS</sub> = 0 V		16		nC

	100.14	г т т	
		2.4	μJ
stored energy	Freq = 100 kHz		
	Gate Characteristics		
Gate charge –		1.5	nC
total		1.5	
Gate to source	$V_{DS} = 400 \text{ V}$	0.25	nC
charge	$V_{GS} = 0$ to 6 V	0.23	
Gate to drain		0.75	nC
charge		0.75	
Gate plateau	V <sub>DS</sub> = 400 V	2.5	V
voltage	$I_{DS} = 4 A$		v
Re	everse Conduction Character	eristics	
Reverse recovery		0	nC
charge		0	
Reverse recovery		0	ns
time		0	113
Reverse	$I_{SD} = 2 A$ , $V_{GS} = 0 V$	2.5	
conduction	$lap = 6 \wedge \lambda / ap = 0 \lambda /$	1.0	V
voltage	ISD = 0 A, VGS = 0 V	4.0	
Switch	ing Time (Refer to Figure 4 a	and Figure 5)	
Rise time		10	ns
Fall time	$V_{DS} = 400 V,$	5	ns
Turn-on	$I_{DS} = 4 A,$	0	
propagation delay		ŏ	ns
Turn-off	$R_D = 5 \Omega$	10	
propagation delay		12	ns
	total Gate to source charge Gate to drain charge Gate plateau voltage Reverse recovery charge Reverse recovery time Reverse recovery time Reverse conduction voltage Switch Rise time Fall time Turn-on propagation delay	capacitance stored energyVGS = 0 V, Freq = 100 kHzGate charge - totalGate charge - totalVDS = 400 VGate to source chargeVDS = 400 VGate to drain chargeVDS = 400 VGate plateau voltageVDS = 400 VReverse Conduction CharacterReverse recovery chargeReverse recovery timeReverse recovery conduction voltageReverse recovery timeReverse recovery conduction voltageReverse recovery timeReverse recovery conduction voltageReverse recovery timeReverse recovery conduction voltageReverse recovery timeReverse recovery conduction voltageIsp = 6 A, VGS = 0 VSwitching Time (Refer to Figure 4 a NDS = 400 V, IDS = 400 V, IDS = 4 A, Ru = 10 \Omega, RD = 5 $\Omega$	$\begin{tabular}{ c c c c } \hline capacitance stored energy & V_{GS} = 0 \ V, \\ \hline Freq = 100 \ kHz & 2.4 \\ \hline Freq = 100 \ kHz & 1.5 \\ \hline Gate charge - total & V_{DS} = 400 \ V & 0.25 \\ \hline Gate to source charge & V_{GS} = 0 \ to \ 6 \ V & 0.25 \\ \hline Gate to drain charge & 0.75 \\ \hline Gate plateau voltage & V_{DS} = 400 \ V & 2.5 \\ \hline Gate plateau voltage & V_{DS} = 400 \ V & 2.5 \\ \hline Reverse recovery charge & 0 \\ \hline Reverse recovery time & 0 \\ \hline Reverse recovery \\ run-on time (Refer to Figure 4 and Figure 5) \\ \hline Rise time & V_{DS} = 400 \ V, & 5 \\ \hline Turn-on time & V_{DS} = 400 \ V, & 5 \\ \hline Turn-on time & V_{DS} = 400 \ V, & 5 \\ \hline Turn-on time & V_{DS} = 400 \ R_{D} = 5 \ \Omega & 12 \\ \hline \end{tabular}$

#### Note:

- [1] V<sub>GS</sub> refers to the gate-to-source voltage of the power device. Note that the source and the Kelvinsource terminals are internally connected.
- [2]  $C_{O(ER)}$  is an equivalent (fixed) capacitance that gives the same energy as  $C_{OSS}$  while  $V_{DS}$  rises from zero volt to the stated  $V_{DS}$ .
- [3]  $C_{O(TR)}$  is an equivalent (fixed) capacitance that gives the charging time as  $C_{OSS}$  while  $V_{DS}$  rises from zero volt to the stated  $V_{DS}$ .
- [4] Q<sub>RR</sub> computation excludes Q<sub>OSS</sub>.

# 9.0 About Gate Drive of GaN Power HEMT

# 9.1 Gate Drive Voltage Level and Slew-rate Control

The GaN HEMT has a recommended gate drive high voltage of +6 V, and hence the gate should operate between 0 to 6 V. A lower than optimum on-state gate drive high voltage, say 5.5 V or 5 V will result into a slightly higher R<sub>DSON</sub>. Before settling to a 6 V on-state voltage, if the gate voltage has some transient ringing (say, with a peak voltage not exceeding 6.5 V), then the device can tolerate this without much adverse effect to the gate reliability. However, excessive ringing, both in magnitude and duration shall be avoided by minimizing the inductance of the gate drive loop. For a high-performance gate drive, the pull-up path and the pull-down path shall be kept separate. Here the pull-up path resistor can be selected for

controlling the turn-on slew-rate. This is similar to what is used for a common silicon power MOSFET. Recommended gate drive interface circuits both with 6 V and 12 V drivers are shown in the section <u>Application Information</u>.

# 9.2 Immunity Against Parasitic Turn-on, and Use of Negative Gate Drive

Switching produces dv/dt at the switch node, which in the case of GaN can be large. Apart from EMI issues, these large dv/dt may also lead to what is known as parasitic turn-on or Miller turn-on. The way this happens is that when one of the devices in a H-bridge configuration turns-on under hard-switching, the drain-source voltage across the other device undergoes a rapid rise. This positive dv/dt on the drain of the other device (with respect to the gate/source) tries to turn it on through the parasitic gate-to-drain capacitance  $C_{GD}$ . This parasitic turn-on is highly undesirable as it can cause catastrophic amount of shoot-through or crowbar current through the H-bridge leg.

One way to avoid parasitic turn-on in GaN HEMT devices is to use a negative-swing gate-drive where under the off condition, the gate drive voltage is a negative voltage in the range of -2 V to -4 V. However, such a drive is more complex to implement and also causes higher losses under reverse conduction. The suggested way to avoid parasitic turn-on for Tagore's TP44200SG devices is to minimize the resistance and the loop inductance of the turn-off path. A good approach to minimize the turn-off resistance is to use a driver with a separate (and strong) turn-off path and use no external resistance in this path.

# 9.3 Thermal Pad Connection

TP44200SG has a thermal pad which is connected to the die substrate. For a desirable level of thermal performance, the thermal pad needs to be connected to a large PCB area or a suitable heat-sink arrangement. The connection can be either direct or through thermal vias with a pattern as shown in Figure 21. It shall be noted that the thermal pad is electrically LV (low voltage) isolated from the source terminal. The source terminal is brought out separately on Pins 8–11. This allows for an insertion of a current sense resistor at the source without disrupting the main thermal path. However, care shall be exercised that the voltage difference between the TP pad and Pins 8–11 shall not exceed  $\pm 20$  V.

# 9.4 Kelvin Source for Gate Drive Loop

TP44200SG has a separate Kelvin-source pin. This pin should be used for the driver return path for the best de-coupling of the gate-loop from the power-loop.

# 9.5 Parallel Operation for Higher Current

The TP44200SG device has a maximum current rating as given in Table 3. Higher current operation is possible if two or more TP44200SG devices are connected in parallel. For parallel operation, there are two main challenges: (i) One is the possibility of parasitic divergent oscillations between the parallel devices leading to the permanent failure of the devices. Theoretically, such divergent oscillations can happen in any type of parallel power devices, but due to the extra-high speed of GaN devices more care is needed with them. A major part of fixing such oscillations is to use individual gate resistors for each of

the parallel devices (as opposed to using a single common gate resistor for slew-rate control). Further, each individual Kelvin-source shall have a series resistor in the gate loop. (ii) The other challenge of paralleling power devices is the imbalance of currents between the devices during the operation. Fortunately, GaN devices have an R<sub>DSON</sub> which has a positive temperature co-efficient. Therefore, between parallel devices, any imbalance in current gets limited due to the negative feedback arising from this inherent behavior. To aid dynamic balancing of current, it is highly recommended to make the layout as symmetric as possible. The individual series resistors of the Kelvin-sources further aid with this balancing. Finally, as with any arrangement of parallel devices, some derating in current/power shall be allowed.

# **10.0 Switching Time Measurement Information**

The switching time parameters are measured using the test circuit shown in Figure 4. Here two TP44200SG devices are configured in the well-known arrangement of a double-pulse-test (DPT) circuit. The low-side device is the DUT and is used as the controlled device, whereas the high-side device is used in a freewheeling/clamp-diode mode (i.e., its gate is shorted to its Kelvin-source). The two resistors  $R_U$  and  $R_D$  as shown in the figure are used for controlling the switching speed of the DUT. The drain of the high-side device is connected to a 400 V dc bus supply. An inductor is connected between the switch-node (drain of the DUT) and the dc bus. The various switching time and propagation delays are defined in Figure 5.





Figure 4 Switching Time Measurement Circuit

Figure 5 Switching Time Waveform and Definition of Parameters

# **11.0 Typical Characteristics**



**Conditions:** @T<sub>J</sub> = +25 °C unless otherwise specified. Plots show behavior of a single device.

Figure 6 Forward Conduction of GaN HEMT  $I_{DS} = f(V_{DS}, V_{GS})$ 






Figure 7 Reverse Conduction of GaN HEMT  $I_{SD} = f(V_{SD}, V_{GS})$ 








Figure 9 Normalized  $R_{DSON}$  vs. Junction Temperature at  $I_{DS} = 1$  A






Figure 10 C<sub>xss</sub> vs. V<sub>Ds</sub>

Figure 11  $Q_{OSS}$  vs.  $V_{DS}$ 












Figure 14 Drain Slew-Rate Variation vs. R<sub>U</sub> Resistor at Turn-On Transition<sup>[1]</sup>

# Note:

[1] The measurement setup is as per Figure 4 and Figure 5. The slew-rate corresponds to the region where  $V_{SW}$  drops from 90% to 10% of the bus voltage during its falling edge transition, and the value of  $I_{DS}$  at the transition is 4 A.

# **12.0 Application Information**

# 12.1 Interface for 6 V Drive

A TP44200SG device can be directly driven with a 6 V driver. However, typically, one needs to control turn-on/off speeds, for which resistors are used. For the common case of a driver with a single output (i.e., no dedicated pull-up and pull-down paths), the interface circuit is shown in the left-side diagram in Figure 15. The resistor  $R_U$  provides the path for the turn-on, and its value can be selected for a desirable slew-rate. The turn-off path consists of  $R_U$  in parallel with a (Schottky +  $R_D$ ) combination. The job of the Schottky diode is to ensure that  $R_D$  only conducts during the turn-off. Typically, a low value of  $R_D$  is preferred in order to avoid Miller turn-on as explained in Section 9.2. For highest turn-off speed, the resistor  $R_D$  may be replaced by a short.

Some drivers have separate pull-up and pull-down paths. In such cases, no Schottky diode is needed, and the interface circuit simplifies to what was shown in Figure 4.




Figure 15 Gate Drive Interface (Left) for 6 V Drive, (Right) for ≥12 V Drive

# 12.2 Interface for ≥12 V Drive

When using a higher than 6 V drive (say a standard 12 V or higher), one can use an interface circuit shown in the right-side diagram in Figure 15. The 6.2 V Zener diode serves the purpose of limiting the voltage between the gate and the Kelvin source. The 5  $\Omega$  resistor R<sub>GG</sub> connected to the gate pin is to avoid parasitic oscillation between the GaN device and the Zener diode. For zero volt switching (ZVS) operation, the R<sub>GG</sub> resistor is optional and may be replaced by a short. The resistor R<sub>U</sub>, once again, is for setting the turn-on speed. In this diagram, for the maximum turn-off speed, R<sub>D</sub> has been removed by shorting. The Schottky diode remains to provide the fast turn-off path. Finally, within the resistor-capacitor pair R<sub>X</sub>-C<sub>x</sub>, the resistor limits the Zener current during gate high periods. And the purpose of the capacitor C<sub>x</sub> is to bypass R<sub>x</sub> during transients so that the turn-on/off speed are not affected by R<sub>x</sub>. This interface circuit can be used for drive voltages which are higher than 6 V e.g., 9 V, 12 V, 15 V, etc., and for each of these, R<sub>x</sub> may be adjusted as per the desired Zener current.

# 12.3 Example Application: QRF Charger

Figure 16 shows a typical application diagram of a Quasi Resonant Flyback (QRF) Converter based charger, where TP44200SG GaN is the main switching device. The QRF controller NCP1342 releases +12V/0V PWM at its DRV pin to drive the SUPERIOR GaN. The interface circuit shown in the right-hand portion of Figure 15 is used in this case.





Figure 16 Application Diagram of TP44200SG in a Quasi-Resonant Flyback (QRF) Converter


#### 12.4 PCB Layout with and without Current-Sense Resistors

In a converter, it is quite common to use current sense resistors at the source side of the low-side device. Such as arrangement is shown in the top left drawing in Figure 17 with a TP44200SG as the low-side device. The drive interface is for a 12 V driver. While doing the layout for such cases, the thermal pad TP (Pin-22) shall be connected to a large enough area on the PCB (the thermal plane) for heat dissipation. Usually, power-ground (PGND) is the largest copper area available, and the recommended layout is shown in the top right drawing of Figure 17 where PGND acts as the thermal plane. Note that with this arrangement, even with the sense resistor between the source pins and the thermal plane, the thermal performance of the device is minimally affected.

For the case when no sense resistors are used, one could short all the source pins and the NC pins with TP (Pin-22) and use a layout as shown in the bottom right drawing in Figure 17.




(a) With current-sense resistors. IC sits on the green layer of PCB.



(b) Without current-sense resistors. IC sits on the green layer of PCB.

# Figure 17 Layout Guidelines for (a) With the Current-Sense Resistors, and (b) Without the Current-Sense Resistors

# **13.0 Device Package Information**



#### Figure 18 Device Package Drawing

(All dimensions are in mm)

#### Table 6 Device Package Dimensions

Dimension (mm)	Value (mm)	Tolerance (mm)	Dimension (mm)	Value (mm)	Tolerance (mm)
A	0.80	±0.05	E2	3.20	±0.05
b	0.25	+0.05/-0.07	L	0.40	±0.05
D	5.00 BSC	±0.05	S1	0.625	±0.05
D1	3.60	±0.05	S2	0.91	±0.05
D2	3.60	±0.05	S3	0.70	±0.05
е	0.50 BSC	±0.05	S4	0.425	±0.05
E	7.00 BSC	±0.05	S5	2.80	±0.05
E1	0.28	±0.05	-	-	-

**Note:** Lead finish: Pure Sn without underlayer; Thickness: 7.5 μm ~ 20 μm (Typical 10 μm ~ 12 μm)

#### Attention:


Please refer to application notes <u>*TN-001*</u> and <u>*TN-002*</u> at http://www.tagoretech.com for PCB and soldering related guidelines.



#### 14.0 PCB Land Design

#### **Guidelines:**

- [1] A 4-layer PCB is recommended.
- [2] Via diameter is recommended to be 0.3 mm to prevent solder wicking inside the vias.
- [3] Thermal vias shall only be placed on pad A.
- [4] The maximum via number for pad A is  $6(X) \times 5(Y) = 30$  units.




**Figure 21 Thermal Via Pattern** (Recommended values:  $S \ge 0.15$  mm;  $Y \ge 0.20$  mm; d = 0.3 mm; Plating thickness t = 25 µm or 50 µm)



# 15.0 PCB Stencil Design

#### **Guidelines:**

- [1] Laser-cut, stainless steel stencil is recommended with electro-polished trapezoidal walls to improve the paste release.
- [2] Stencil thickness is recommended to be 125 µm.



**Figure 22 Stencil Openings** 

(Dimensions are in mm)




Figure 23 Stencil Openings (Shall Not Cover Via Areas if Possible) (Dimensions are in mm)

# 16.0 Tape and Reel Information




Figure 24 Tape and Reel Drawing

Dimension	Value (mm)	Tolerance (mm)	Dimension	Value (mm)	Tolerance (mm)		
A0	10.35	±0.10	K0	1.10	±0.10		
B0	8.35	±0.10	P0	4.00	±0.10		
D0	1.50	+0.10/-0.00	P1	8.00	±0.10		
D1	1.50	+0.10/-0.00	P2	2.00	±0.05		
E	1.75	±0.10	Т	0.30	±0.05		
F	5.50	±0.05	W	12.00	±0.30		

#### Table 7 Tape and Reel Dimensions



Edition Revision 1.2 - 2023-09-08

#### Published by

Tagore Technology Inc. 601 W Campus Drive Suite C1, Arlington Heights, IL 60004, USA

©2023-24 All Rights Reserved

#### Legal Disclaimer

The information provided in this document shall in no event be regarded as a guarantee of conditions or characteristics. Tagore Technology assumes no responsibility for the consequences of the use of this information, nor for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of Tagore Technology. The specifications mentioned in this document are subject to change without notice.

#### For Further Information

For further information on technology, delivery terms and conditions and prices, please contact Tagore Technology: support@tagoretech.com.